20-bit Bus-interface D-type Flip-flop; Positive-edge Trigger 3-state

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The 74ABT16821A has two 10-bit, edge triggered Registers with each Register coupled to a 3-State output Buffer The two sections of each Register are controlled independently by the Clock (nCP) and Output Enable (nOE) control Gates Each Register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High Clock transition, is transferred to the corresponding Flip-Flops Q output. The 3-State output Buffers are designed to drive heavily loaded 3-State buses, MOS Memories or MOS Microprocessors The active Low Output Enable (nOE) controls all ten 3-State Buffers independent of the Register operation. When nOE is Low, the data in the Register appears at the outputs. When nOE is High, the outputs are in high impedance off state, which means they will neither drive nor load the bus. Two options are available, 74ABT16821A which does not have the bus-hold feature and 74ABTH16821A which incorporates the bus-hold feature. By NXP Semiconductors
74ABTH16821A 's Packages74ABTH16821A 's pdf datasheet



74ABTH16821A Pinout, Pinouts
74ABTH16821A pinout,Pin out
This is one package pinout of 74ABTH16821A,If you need more pinouts please download 74ABTH16821A's pdf datasheet.

74ABTH16821A circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74ABTH16821A Pb-Free 74ABTH16821A Cross Reference 74ABTH16821A Schematic 74ABTH16821A Distributor
74ABTH16821A Application Notes 74ABTH16821A RoHS 74ABTH16821A Circuits 74ABTH16821A footprint