74AHC273; 74AHCT273 Octal D-type Flip-flop With Reset; Positive-edge Trigger

The 74AHC/AHCT273 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74AHC/AHCT273 have eight edge-triggered, D-type Flip-Flops with individual D inputs and Q outputs. The common Clock (CP) and master reset (MR) inputs load and reset (clear) all Flip-Flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH Clock transition, is transferred to the corresponding output (Qn) of the Flip-Flop All outputs will be forced LOW independently of Clock or data inputs by a LOW on the MR input. The device is useful for applications where the true output only is required and the Clock and master reset are common to all storage elements.
By NXP Semiconductors
74AHC273BQ 's Packages74AHC273BQ 's pdf datasheet
74AHC273D SO

74AHC273BQ Pinout, Pinouts
74AHC273BQ pinout,Pin out
This is one package pinout of 74AHC273BQ,If you need more pinouts please download 74AHC273BQ's pdf datasheet.

74AHC273BQ circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74AHC273BQ Pb-Free 74AHC273BQ Cross Reference 74AHC273BQ Schematic 74AHC273BQ Distributor
74AHC273BQ Application Notes 74AHC273BQ RoHS 74AHC273BQ Circuits 74AHC273BQ footprint