Octal D Flip-flop With Enable

The 74ALS377 has eight edge-triggered D-type Flip-Flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all Flip-Flops simultaneously when the Enable (E) is Low. The Register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High Clock transition, is transferred to the corresponding Flip-Flops Q output. The E input must be stable one setup time prior to the Low-to-High Clock transition for predictable operation. By NXP Semiconductors
74ALS377 's Packages74ALS377 's pdf datasheet

74ALS377 Pinout, Pinouts
74ALS377 pinout,Pin out
This is one package pinout of 74ALS377,If you need more pinouts please download 74ALS377's pdf datasheet.

74ALS377 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74ALS377 Pb-Free 74ALS377 Cross Reference 74ALS377 Schematic 74ALS377 Distributor
74ALS377 Application Notes 74ALS377 RoHS 74ALS377 Circuits 74ALS377 footprint
Hot categories