Low Voltage 18-Bit Universal Bus Transceivers With 3.6V Tolerant Inputs And Outputs

The 74ALVC16500 is an 18-bit universal Bus Transceiver which combines D-type Latches and D-type Flip-Flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable (OEAB and OEBA#), latch-enable (LEAB and LEBA), and Clock (CLKAB# and CLKBA#) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB# is held at a HIGH or LOW Logic level. If LEAB is LOW, the A bus data is stored in the latch Flip-Flop on the HIGH-to-LOW transition of CLKAB#. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.
Data flow for B to A is similar to that of A to B but uses OEBA#, LEBA, and CLKBA#. The output enables are complementary (OEAB is active HIGH and OEBA# is active LOW).
The ALVC16500 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O capability up to 3.6V.
The 74ALVC16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
By Fairchild Semiconductor
74ALVC16500 's Packages74ALVC16500 's pdf datasheet

74ALVC16500 Pinout, Pinouts
74ALVC16500 pinout,Pin out
This is one package pinout of 74ALVC16500,If you need more pinouts please download 74ALVC16500's pdf datasheet.

74ALVC16500 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74ALVC16500 Pb-Free 74ALVC16500 Cross Reference 74ALVC16500 Schematic 74ALVC16500 Distributor
74ALVC16500 Application Notes 74ALVC16500 RoHS 74ALVC16500 Circuits 74ALVC16500 footprint
Hot categories