74AUP1G0832 Low-power 3-input AND-OR Gate

The 74AUP1G0832 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt Trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The 74AUP1G0832 provides the Boolean function: Y = (A x B) + C. The user CAN choose the Logic functions OR, AND and AND-OR. All inputs CAN be connected to VCC or GND.
By NXP Semiconductors
74AUP1G0832 's Packages74AUP1G0832 's pdf datasheet

74AUP1G0832 Pinout, Pinouts
74AUP1G0832 pinout,Pin out
This is one package pinout of 74AUP1G0832,If you need more pinouts please download 74AUP1G0832's pdf datasheet.

74AUP1G0832 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74AUP1G0832 Pb-Free 74AUP1G0832 Cross Reference 74AUP1G0832 Schematic 74AUP1G0832 Distributor
74AUP1G0832 Application Notes 74AUP1G0832 RoHS 74AUP1G0832 Circuits 74AUP1G0832 footprint
Hot categories