74AUP1G157 Low-power 2-input Multiplexer

The 74AUP1G157 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt Trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF . The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The 74AUP1G157 is a single 2-input multiplexer which select data from two data inputs (I0 and I1) under control of a common data select input (S). The state of the common data select input determines the particular Register from which the data comes. The output (Y) presents the selected data in the true (non-inverted) form.
By NXP Semiconductors
74AUP1G157 's Packages74AUP1G157 's pdf datasheet

74AUP1G157 Pinout, Pinouts
74AUP1G157 pinout,Pin out
This is one package pinout of 74AUP1G157,If you need more pinouts please download 74AUP1G157's pdf datasheet.

74AUP1G157 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74AUP1G157 Pb-Free 74AUP1G157 Cross Reference 74AUP1G157 Schematic 74AUP1G157 Distributor
74AUP1G157 Application Notes 74AUP1G157 RoHS 74AUP1G157 Circuits 74AUP1G157 footprint
Hot categories