Dual J-k Negative Edge-triggered Flip-flop With Common Clock And Reset

The 74F114 Dual Negative edge-triggered JK-Type Flip-Flop with common Clock and reset inputs, features individual J, K, Clock (CP), Set (SD) and Reset (RD) inputs, true and complementary outputs. The SD and RD inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other inputs. A High level on the Clock (CP) input enables the J and K inputs and data will be accepted. The Logic levels and data will be accepted. The Logic levels at the J and K inputs may be allowed to change while the CP is High and Flip-Flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the CP. By NXP Semiconductors
74F114 's Packages74F114 's pdf datasheet

74F114 Pinout, Pinouts
74F114 pinout,Pin out
This is one package pinout of 74F114,If you need more pinouts please download 74F114's pdf datasheet.

74F114 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74F114 Pb-Free 74F114 Cross Reference 74F114 Schematic 74F114 Distributor
74F114 Application Notes 74F114 RoHS 74F114 Circuits 74F114 footprint
Hot categories