Intelligent Dram Controller Idc - Nxp Semiconductors

The Philips Semiconductors Intelligent Dynamic RAM Controller 74F1763 is a 1 MBit, single-port version of the 74F1764 Dual Port Dynamic RAM Controller. It contains Automatic signal Timing address multiplexing and refresh control required for interfacing with dynamic RAMs. Additional features have been added to this device to take advantage of technological advances in Dynamic RAMs. A Page-Mode access pin allows the user to assert RAS for the entire access cycle rather than the pre-defined four-clock-cycle pulse width used for normal random access cycles. In addition, the user has the ability to select the RAS precharge time and Row-Address Hold time to fit the particular DRAMs being used. DTACK has been modified from previous family parts to become a negative true, tri-stated output. The options for latched or unlatched address are contained on a single device by the addition of an Address Latch Enable (ALE) input. Finally, a burst refresh monitor has been added to ensure complete refreshing after length page-mode access cycles. With a maximum Clock frequency of 100 MHz, the F1763 is capable of controlling DRAM arrays with access times down to 40 nsec. By NXP Semiconductors
74F1763 's Packages74F1763 's pdf datasheet



74F1763 Pinout, Pinouts
74F1763 pinout,Pin out
This is one package pinout of 74F1763,If you need more pinouts please download 74F1763's pdf datasheet.

74F1763 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74F1763 Pb-Free 74F1763 Cross Reference 74F1763 Schematic 74F1763 Distributor
74F1763 Application Notes 74F1763 RoHS 74F1763 Circuits 74F1763 footprint