4-bit Cascadable Shift Register

The 74F395 is a 4-bit Shift register with serial and parallel synchronous operating modes and 3-State Buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is High, data is loaded from the Parallel Data inputs (D0D3) into the Register synchronous with the High-to-Low transition of the Clock input (CP). When PE is Low, the data at the Serial Data input (Ds) is loaded into the Q0 Flip-Flop and the data in the Register is shifted one bit to the right in the direction (Q0Q1Q2Q3) synchronous with the negative Clock transition. The PE and Data inputs are fully edge-triggered and must be stable one setup prior to the High-to-Low transition of the Clock By NXP Semiconductors
74F395 's Packages74F395 's pdf datasheet

74F395 Pinout, Pinouts
74F395 pinout,Pin out
This is one package pinout of 74F395,If you need more pinouts please download 74F395's pdf datasheet.

74F395 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74F395 Pb-Free 74F395 Cross Reference 74F395 Schematic 74F395 Distributor
74F395 Application Notes 74F395 RoHS 74F395 Circuits 74F395 footprint
Hot categories