74HC4059;74HCT4059 Programmable Divide-by-n Counter

The 74HC/HCT4059 are high-speed Si-gate CMOS devices and are pin compatible with the '4059' of the '4000B' series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4059 are divide-by-n Counters which CAN be programmed to divide an input frequency by any number (n) from 3 to 15 999. There are four operating modes, Timer divide-by-n, divide-by-10 000 and master preset, which are defined by the mode select inputs (Ka to Kc ) and the latch enable input (LE) .The complete Counter consists of a first counting stage, an intermediate counting stage and a fifth counting stage. The first Counter stage consists of four independent Flip-Flops Depending on the divide-by-mode, at least one Flip-Flop is placed at the input of the intermediate stage (the remaining Flip-Flops are placed at the fifth stage with a place value of thousands). The intermediate stage consists of three cascaded decade Counters each containing four Flip-Flops All Flip-Flops CAN be preset to a desired state by means of the JAM inputs (J1 to J16 ), during which the Clock input (CP) will cause all stages to count from n to zero. The zero-detect circuit will then cause all stages to return to the JAM count, during which an output pulse is generated. In the Timer mode, after an output pulse is generated, the output pulse remains HIGH until the latch input (LE) goes LOW. The Counter will advance, even if LE is HIGH and the output is latched in the HIGH state.In the divide-by-n mode, a Clock cycle wide pulse is generated with a frequency rate equal to the input frequency divided by n.The function of the mode select and JAM inputs are illustrated in the following examples. In the divide-by-2 mode, only one Flip-Flop is needed in the first counting section. Therefore the last (5th) counting section has three Flip-Flops that CAN be preset to a maximum count of seven with a place value of thousands. This counting mode is selected when Ka to Kc are set HIGH. In this case input J1 is used to preset the first counting section and J2 to J4 are used to preset the last (5th) counting section.If the divide-by-10 mode is desired for the first section, Ka and Kb are set HIGH and Kc is set LOW. The JAM inputs J1 to J4 are used to preset the first counting section (there is no last counting section). The intermediate counting section consists of three cascaded BCD decade (divide-by-10) Counters presettable by means of the JAM inputs J5 to J16 .The preset of the Counter to a desired divide-by-n is achieved as follows:n = (MODE(1) ) (1 000 x decade 5 preset + 100 x decade 4 preset + 10 x decade 3 preset + 1 x decade 2 preset) + decade 1 presetTo calculate preset values for any 'n' countdivide the 'n' count by the selected mode. The resultant is the corresponding preset value of the 5th to the 2nd decade with the remainder being equal to the 1st decade value; preset value = n/mode.If n = 8 479, and the selected mode = 5, the preset value = 8 479/5 = 1 695 with a remainder of 4, thus the JAM inputs must be set .To verify the resultsuse the given equation:n = 5 (1 000 x 1 + 100 x 6 + 10 x 9 + 1 x 5) + 4 n = 8 479.If n = 12 382 and the selected mode = 8, the preset value = 12 382/8 = 1 547 with a remainder of 6, thus the JAM inputs must be set .To verify:n = 8 (1 000 x 1 + 100 x 5 + 10 x 4 + 1 x 7) + 6n = 12 382.(1) MODE = first counting section divider (10, 8 , 4 or 2).If n = 8 479 and the selected mode = 10, the preset value = 8 479/10 with a remainder of 9, thus the JAM inputs must be set .To verify:n = 10 (1 000 x 0 + 100 x 8 + 10 x 4 + 1 x 7) + 9n = 8 479.The three decades of the intermediate counting section CAN be preset to a binary 15 instead of a BCD 9. In this case the first cycle of a Counter consists of 15 count pulses, the next cycles consisting of 10 counting pulses. Thus the place value of the three decades are still 1, 10 and 100. For example, in the divide-by-8 mode, the number from which the intermediate counting section begins to count-down CAN be preset to:3rd decade: 1 500 2nd decade: 150 1st decade: 15The last counting section CAN be preset to a maximum of 1, with a place value of 1 000. The first counting section CAN be preset to a maximum of 7. To calculate n:n = 8 (1 000 x 1 + 100 x 15 + 10 x 15 + 1 x 15) + 7n = 21 327.21 327 is the maximum possible count in the divide-by-8 mode. The highest count of the various modes is shown in the Function table, in the column entitled 'binary Counter range'.The mode select inputs permit, when used with decimal programming, a non-BCD least significant digit. For example, the channel spacing in a Radio is 12.5 kHz, it may be convenient to program the Counter in decimal steps of 100 kHz subdivided into 8 steps of 12.5 kHz controlled by the least significant digit. Also Frequency Synthesizer channel separations of 10, 12.5, 20, 25 and 50 parts CAN be chosen by the mode select inputs. This is called 'Fractional extension'. A similar extension called 'Half channel offset' CAN be obtained in modes 2, 4, 6 and 8, if the JAM inputs are switched between zero and 1, 2, 3 and 4 respectfully. This feature is used primarily in cases where Radio channels are allocated according to the following formula:Channel frequency = channel spacing x (N + 0.5)N is an integer.Control inputs Kb and Kc CAN be used to initiate and lock the Counter in the 'master preset' mode. In this condition the Flip-Flops in the Counter are preset in accordance with the JAM inputs and the Counter remains in that mode as long as Kb and Kc both remain LOW. The Counter begins to count down from the preset state when a counting mode other than the 'master preset' mode is selected. Whenever the 'master preset' mode is used, control signals Kb =Kc = LOW must be applied for at least 2 full Clock pulses. After the 'master preset' mode inputs have been changed to one of the counting modes, the next positive-going Clock transition changes an internal Flip-Flop so that the count-down begins on the second positive-going Clock transition. Thus, after a 'master preset' mode, there is always one extra count before the output goes HIGH. .If the 'master preset' mode is started two Clock cycles or less before an output pulsethe output pulse will appear at the correct moment. When the output pulse appears and the 'master preset' mode is not selectedthe Counter is preset according to the states of the JAM inputs.When KaKbKc and LE are LOW, the Counter operates in the 'preset inhibit' mode, during which the Counter divides at a fixed rate of 10 000, independent of the state of the JAM inputs. However, the first cycle length after leaving the 'master preset' mode is determined by the JAM inputs.When KaKb and Kc are LOW and input LE = HIGH, the Counter operates in the normal divide-by-10 mode, however, without the latch operation at the output.This device is particularly advantageous in digital Frequency Synthesizer circuits (VHF, UHF, FM, AM etc.) for Communication systems, where programmable divide-by-'n' Counters are an integral part of the synthesizer phase-locked-loop sub-system. The 74HC/HCT4059 CAN also be used to perform the synthesizer 'fixed divide-by-n' counting function, as well as general purpose counting for instrumentation functions such as totalizers, production Counters and 'time out' Timers Schmitt-trigger action at the Clock input makes the circuit highly tolerant to slower Clock rise and fall times.
By NXP Semiconductors
Part Manufacturer Description Datasheet Samples
CD74HC4059M96 Texas Instruments High Speed CMOS Logic CMOS Programmable Divide-by-N Counter 24-SOIC -55 to 125
CD74HC4059M96E4 Texas Instruments High Speed CMOS Logic CMOS Programmable Divide-by-N Counter 24-SOIC -55 to 125
CD74HC4059EE4 Texas Instruments High Speed CMOS Logic CMOS Programmable Divide-by-N Counter 24-PDIP -55 to 125
CD74HC4059E Texas Instruments High Speed CMOS Logic CMOS Programmable Divide-by-N Counter 24-PDIP -55 to 125
CD74HC4059M96G4 Texas Instruments High Speed CMOS Logic CMOS Programmable Divide-by-N Counter 24-SOIC -55 to 125
74HC4059 's Packages74HC4059 's pdf datasheet
74HC4059D SO
74HC4059DB SSOP
74HC4059N DIP
74HCT4059D SO
74HCT4059N DIP




74HC4059 Pinout, Pinouts
74HC4059 pinout,Pin out
This is one package pinout of 74HC4059,If you need more pinouts please download 74HC4059's pdf datasheet.

74HC4059 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74HC4059 Pb-Free 74HC4059 Cross Reference 74HC4059 Schematic 74HC4059 Distributor
74HC4059 Application Notes 74HC4059 RoHS 74HC4059 Circuits 74HC4059 footprint
Hot categories