74LVC273 Octal D-type Flip-flop With Reset; Positive-edge Trigger

The 74LVC273 is a low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The 74LVC273 has eight edge-triggered, D-type Flip-Flops with individual D inputs and Q outputs. The common Clock (CP) and master reset (MR) inputs load and reset (clear) all Flip-Flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH Clock transition, is transferred to the corresponding output (Qn) of the Flip-Flop All outputs will be forced LOW independently of Clock or data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and master reset are common to all storage elements.
By NXP Semiconductors
74LVC273 's Packages74LVC273 's pdf datasheet
74LVC273D SO

74LVC273 Pinout, Pinouts
74LVC273 pinout,Pin out
This is one package pinout of 74LVC273,If you need more pinouts please download 74LVC273's pdf datasheet.

74LVC273 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74LVC273 Pb-Free 74LVC273 Cross Reference 74LVC273 Schematic 74LVC273 Distributor
74LVC273 Application Notes 74LVC273 RoHS 74LVC273 Circuits 74LVC273 footprint