74LVT16500A 3.3 V 18-bit Universal Bus Transceiver; 3-state

The 74LVT16500A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and Clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW Logic level. If LEAB is LOW, the A-bus data is stored in the latch Flip-Flop on the HIGH-to-LOW transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state. Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active HIGH, and OEBA is active LOW). Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid Logic level.
By NXP Semiconductors
74LVT16500A 's Packages74LVT16500A 's pdf datasheet

74LVT16500A Pinout, Pinouts
74LVT16500A pinout,Pin out
This is one package pinout of 74LVT16500A,If you need more pinouts please download 74LVT16500A's pdf datasheet.

74LVT16500A circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

74LVT16500A Pb-Free 74LVT16500A Cross Reference 74LVT16500A Schematic 74LVT16500A Distributor
74LVT16500A Application Notes 74LVT16500A RoHS 74LVT16500A Circuits 74LVT16500A footprint