16m X 16 Bit Ddr Dram - Amic Technology

The 256Mb DDR SDRAM uses a double-data-rate architec- ture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the Memory controller during Writes. DQS is edge- aligned with data for Reads and center-aligned with data for Writes. The 256Mb DDR SDRAM operates from a differential Clock (CK and CK; the crossing of CK going high and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK. By AMIC Technology Corporation
A48P4616 's PackagesA48P4616 's pdf datasheet



A48P4616 Pinout, Pinouts
A48P4616 pinout,Pin out
This is one package pinout of A48P4616,If you need more pinouts please download A48P4616's pdf datasheet.

A48P4616 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

A48P4616 Pb-Free A48P4616 Cross Reference A48P4616 Schematic A48P4616 Distributor
A48P4616 Application Notes A48P4616 RoHS A48P4616 Circuits A48P4616 footprint
Hot categories