256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAM

The AMIC Zero Bus Latency (ZeBL ) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67L83181 A67L73361 SRAMs integrate a 256K X 18, 128K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst Counter These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation. The positive edge triggered single Clock input (CLK) controls all synchronous inputs passing through the Registers The synchronous inputs include all address, all data inputs, active low chip enable (CE), two additional chip enables for easy depth expansion (CE2, CE2), cycle start input (ADV/ LD ), synchronous Clock enable ( CEN), byte write enables ( BW1 , BW2 , BW3 , BW4 ) and read/write (R/W). By AMIC Technology Corporation
A67L83181 's PackagesA67L83181 's pdf datasheet

A67L83181 Pinout, Pinouts
A67L83181 pinout,Pin out
This is one package pinout of A67L83181,If you need more pinouts please download A67L83181's pdf datasheet.

A67L83181 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

A67L83181 Pb-Free A67L83181 Cross Reference A67L83181 Schematic A67L83181 Distributor
A67L83181 Application Notes A67L83181 RoHS A67L83181 Circuits A67L83181 footprint
Hot categories