2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM

The A67X1618A A67X0636A SRAMs integrate a 2M X 18, 1M X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst Counter These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation. The positive edge triggered single Clock input (CLK) controls all synchronous inputs passing through the Registers The synchronous inputs include all address, all data inputs, active low chip enable (CE), two additional chip enables for easy depth expansion (CE2, CE2 ), cycle start input (ADV/ LD ), synchronous Clock enable ( CEN ), byte write enables (BW1,BW2 ,BW3 ,BW4 ) and read/write (R/W). By AMIC Technology Corporation
A67X1618A 's PackagesA67X1618A 's pdf datasheet

A67X1618A Pinout, Pinouts
A67X1618A pinout,Pin out
This is one package pinout of A67X1618A,If you need more pinouts please download A67X1618A's pdf datasheet.

A67X1618A circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

A67X1618A Pb-Free A67X1618A Cross Reference A67X1618A Schematic A67X1618A Distributor
A67X1618A Application Notes A67X1618A RoHS A67X1618A Circuits A67X1618A footprint