Ultra Low Power SRAM

The AS5C4009LL is organized as 524,288 x 8 SRAM utilizing a special ultra low power design process. ASIs pinout adheres to the JEDEC standard for pinout on 4 megabit SRAMs The evolutionary 32 pin version allows for easy upgrades from the 1 meg SRAM design. For flexibility in memory applications, ASI offers chip enable (CE) and output enable (OE) capabilities. These features CAN place the outputs in High-Z for additional flexibility in system design. This devices operates from a single +5V power supply and all inputs and outputs are fully TTL-compatible. Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH and CE and OE go LOW. The device offers a re- duced power standby mode when disabled, by lowering VCC to 2V and maintaining CE = 2V. This allows system designers to meet ultra low standby power requirements. By Unkown
AS5C4009LL 's PackagesAS5C4009LL 's pdf datasheet

AS5C4009LL Pinout, Pinouts
AS5C4009LL pinout,Pin out
This is one package pinout of AS5C4009LL,If you need more pinouts please download AS5C4009LL's pdf datasheet.

AS5C4009LL circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

AS5C4009LL Pb-Free AS5C4009LL Cross Reference AS5C4009LL Schematic AS5C4009LL Distributor
AS5C4009LL Application Notes AS5C4009LL RoHS AS5C4009LL Circuits AS5C4009LL footprint