ECLinPS 9 Bit Shift Register

The AZ10E142 AZ100E142 is a 9-bit Shift register designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0-D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to Switch between the two modes of operation SHIFT and LOAD. The shift direction is from bit 0 to bit 8. Input data is accepted by the Registers a set-up time before the positive going edge of CLK1 or CLK2; shifting is also accomplished on the positive Clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the Registers to zero. NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established. By Arizona Microtek, Inc.
AZ100E142 's PackagesAZ100E142 's pdf datasheet

AZ100E142 Pinout, Pinouts
AZ100E142 pinout,Pin out
This is one package pinout of AZ100E142,If you need more pinouts please download AZ100E142's pdf datasheet.

AZ100E142 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

AZ100E142 Pb-Free AZ100E142 Cross Reference AZ100E142 Schematic AZ100E142 Distributor
AZ100E142 Application Notes AZ100E142 RoHS AZ100E142 Circuits AZ100E142 footprint
Hot categories