DUAL-CHANNEL SERIAL 10-GIGABIT ETHERNET/FIBRE CHANNEL TRANSCEIVER WITH WIS LAYER AND XAUI™ INTERFACE

The BCM8725 Ethernet Fibre Channel SONET LAN/WAN PHY i s a fully integrated dual-channel serialization/deserialization (9.953 Gbps/ 10.3125 Gbps/10.5188 Gbps) Interface device performing the extension functions for a 10 Gb serial Ethernet Reconciliation Sublayer (RS) Interface For WAN applications a WIS compliant framer with flexible clocking modes allows transmission of Ethernet traffic over a WAN network. On- chip Clock synthesis is performed by the high-frequency low-jitter phase- locked loops for the PMD and XAUI output retimers. Individual PMD and XAUI Clock recovery is performed on the device by synchronizing directly to their respective incoming data streams. Elastic Buffers are provided to allow the PMD and XAUI Interfaces to operate in asynchronous configuration. Only an external 155.52 MHz/156.25 MHz/159.38 MHz Oscillator is required for the reference Clock input. The BCM8725 is available in a 19 mm x 19 mm, 324-pin FBGA with 1- mm ball-pitch RoHS-compliant package. By Broadcom Corp.
BCM8725 's PackagesBCM8725 's pdf datasheet



BCM8725 Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
BCM8725 Application circuits
BCM8725 circuits
This is one application circuit of BCM8725,If you need more circuits,please download BCM8725's pdf datasheet.


Related Electronics Part Number

Related Keywords:

BCM8725 Pb-Free BCM8725 Cross Reference BCM8725 Schematic BCM8725 Distributor
BCM8725 Application Notes BCM8725 RoHS BCM8725 Circuits BCM8725 footprint