Cmos Decade Counter/divider Corporation

CD4033BMS consists of a 5 stage Johnson decade Counter and an output decoder which converts the Johnson code to a 7 segment decoded output for driving one stage in a numerical Display This device is particularly advantageous in Display applications where low power dissipation and/or low package count is important. A high RESET signal clears the decade Counter to its zero count. The Counter is advanced one count at the positive Clock signal transition if the Clock INHIBIT signal is low. Counter advancement via the Clock line is inhibited when the Clock INHIBIT signal is high. The Clock INHIBIT signal CAN be used as a negative-edge Clock if the Clock line is held high. Antilock gating is provided on the JOHNSON Counter thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten Clock INPUT cycles and is used to Clock the succeeding decade directly in a multi-decade counting chain. By Intersil Corporation
CD4033BMS 's PackagesCD4033BMS 's pdf datasheet

CD4033BMS Pinout, Pinouts
CD4033BMS pinout,Pin out
This is one package pinout of CD4033BMS,If you need more pinouts please download CD4033BMS's pdf datasheet.

CD4033BMS circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CD4033BMS Pb-Free CD4033BMS Cross Reference CD4033BMS Schematic CD4033BMS Distributor
CD4033BMS Application Notes CD4033BMS RoHS CD4033BMS Circuits CD4033BMS footprint
Hot categories