The AC112 devices contain two independent J-K negative-edge-triggered Flip-Flops A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the Clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the Clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile Flip-Flops CAN perform as toggle Flip-Flops by tying J and K high. By Texas Instruments
Part Manufacturer Description Datasheet Samples
CD54AC112F3A Texas Instruments Dual Negative Edge Triggered J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125
CD54AC112 's PackagesCD54AC112 's pdf datasheet

CD54AC112 Pinout, Pinouts
CD54AC112 pinout,Pin out
This is one package pinout of CD54AC112,If you need more pinouts please download CD54AC112's pdf datasheet.

CD54AC112 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CD54AC112 Pb-Free CD54AC112 Cross Reference CD54AC112 Schematic CD54AC112 Distributor
CD54AC112 Application Notes CD54AC112 RoHS CD54AC112 Circuits CD54AC112 footprint
Hot categories