Dual J-K Flip-Flop With Set And Reset Positive-Edge Trigger

The HC109 and HCT109 are dual J-K ip-ops with set and reset. The ip-op changes state with the positive transition of Clock (1CP and 2CP). The ip-op is set and reset by active-low S and R, respectively. A low on both the set and reset inputs simultaneously will force both Q and Q outputs high. However, both set and reset going high simultaneously results in an unpredictable output condition. By Texas Instruments
Part Manufacturer Description Datasheet Samples
CD54HC109F3A Texas Instruments High Speed CMOS Logic Dual Positive-Edge Trigger J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125
CD54HC109 's PackagesCD54HC109 's pdf datasheet

CD54HC109 Pinout, Pinouts
CD54HC109 pinout,Pin out
This is one package pinout of CD54HC109,If you need more pinouts please download CD54HC109's pdf datasheet.

CD54HC109 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CD54HC109 Pb-Free CD54HC109 Cross Reference CD54HC109 Schematic CD54HC109 Distributor
CD54HC109 Application Notes CD54HC109 RoHS CD54HC109 Circuits CD54HC109 footprint
Hot categories