High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops With Reset

The CD74HCT107 and ?HCT107 utilize silicon Gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
These Flip-Flops have independent J, K, Reset and Clock inputs and Q and Q outputs. They change state on the negative-going transition of the Clock pulse. Reset is accomplished asynchronously by a low level input.
This device is functionally identical to the HC/HCT73 but differs in terminal assignment and in some parametric limits.
The HCT Logic family is functionally as well as pin compatible with the standard LS family.
By Texas Instruments
Part Manufacturer Description Datasheet Samples
CD74HCT107EE4 Texas Instruments High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125
CD74HCT107E Texas Instruments High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-PDIP -55 to 125
CD74HCT107 's PackagesCD74HCT107 's pdf datasheet
CD74HCT107E PDIP
CD74HCT107EE4 PDIP




CD74HCT107 Pinout, Pinouts
CD74HCT107 pinout,Pin out
This is one package pinout of CD74HCT107,If you need more pinouts please download CD74HCT107's pdf datasheet.

CD74HCT107 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CD74HCT107 Pb-Free CD74HCT107 Cross Reference CD74HCT107 Schematic CD74HCT107 Distributor
CD74HCT107 Application Notes CD74HCT107 RoHS CD74HCT107 Circuits CD74HCT107 footprint
Hot categories