3.3V LVPECL Differential Clock Driver
The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL Clock inputs (CLKIN, CLKIN) to nine pairs of differential Clock (Y, Y) outputs with minimum skew for Clock Distribution It is specifically designed for driving 50- transmission lines.
When the output-enable (OE) is low, the nine differential outputs Switch at the same frequency as the differential Clock inputs. When OE is high, the nine differential outputs are in static states (Y outputs are in the low state, Y outputs are in the high state).
The VREF output CAN be strapped to the CLKIN input for a single-ended CLKIN input.
The CDC111 is characterized for operation from 0C to 70C.
By Texas Instruments
|CDC111 Pb-Free||CDC111 Cross Reference||CDC111 Schematic||CDC111 Distributor|
|CDC111 Application Notes||CDC111 RoHS||CDC111 Circuits||CDC111 footprint|