3.3-V Phase-Lock Loop Clock Driver With 3-State Outputs
The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) Clock Driver It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the Clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs The CDC2509A operates at 3.3-V VCC and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs CAN be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs Switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs the CDC2509A does not require external RC networks. The loop Filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2509A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL CAN be bypassed for test purposes by strapping AVCC to ground.
The CDC2509A is characterized for operation from 0C to 70.
By Texas Instruments
|CDC2509A Pb-Free||CDC2509A Cross Reference||CDC2509A Schematic||CDC2509A Distributor|
|CDC2509A Application Notes||CDC2509A RoHS||CDC2509A Circuits||CDC2509A footprint|