3.3-V Phase-Lock Loop Clock Driver
The CDC2510 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) Clock Driver It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the Clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs The CDC2510 operates at 3.3-V VCC and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of ten outputs provide ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK.All outputs CAN be enabled or disabled via a single output enable input. When the G inputs are high, the outputs Switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs the CDC2510 does not require external RC networks. The loop Filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2510 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL CAN be bypassed for test purposes by strapping AVCC to ground.
The CDC2510 is characterized for operation from 0C to 70.
By Texas Instruments
|CDC2510 Pb-Free||CDC2510 Cross Reference||CDC2510 Schematic||CDC2510 Distributor|
|CDC2510 Application Notes||CDC2510 RoHS||CDC2510 Circuits||CDC2510 footprint|