3.3-V Phase-Lock Loop Clock Driver
The CDC2510C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) Clock Driver It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the Clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs The CDC2510C operates at VCC = 3.3 V . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of ten outputs provides ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. All outputs CAN be enabled or disabled via a single output enable input. When the G input is high, the outputs Switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs the CDC2510C does not require external RC networks. The loop Filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2510C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL CAN be bypassed for test purposes by strapping AVCC to ground.
The CDC2510C is characterized for operation from 0C to 85C.
For application information refer to application reports High Speed Distribution Design Techniques for CDC509 516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A 2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).
By Texas Instruments
|CDC2510C Pb-Free||CDC2510C Cross Reference||CDC2510C Schematic||CDC2510C Distributor|
|CDC2510C Application Notes||CDC2510C RoHS||CDC2510C Circuits||CDC2510C footprint|