1-Line To 10-Line 3.3V Clock Driver With Tri-State Outputs
The CDC351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for Clock Distribution The output-enable (OE) input disables the outputs to a high-impedance state. The CDC351 operates at nominal 3.3-V VCC.
The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.
By Texas Instruments
|CDC351 Pb-Free||CDC351 Cross Reference||CDC351 Schematic||CDC351 Distributor|
|CDC351 Application Notes||CDC351 RoHS||CDC351 Circuits||CDC351 footprint|