PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS

The CDC913 is a high-performance Clock Generator with integrated dual 1-to-4 Buffers which simplifies Clock system design for PC motherboards. The CDC913 consists of a crystal Oscillator two phase-locked loops (PLL), and two 1-to-4 Buffers The CDC913 generates all frequencies using a single 14.318-MHz crystal. The CPUCLK output is programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 inputs. PCICLK outputs a 33-MHz Clock independent of the CPUCLK frequency. REFCLK provides a buffered copy of the 14.318-MHz reference. The Oscillator and PLLs in the CDC913 are bypassed when in the TEST mode, i.e., SEL1 = SEL0 = H. When in the TEST mode, a test Clock CAN be driven over the X1 input and buffered out from the PCICLK, CPUCLK, and REFCLK outputs. Outputs 1Yn and 2Yn are 3-state outputs and are enabled via OE. When OE is high, the outputs are in the high-impedance state. When OE is low, the outputs are enabled. Since the CDC913 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, and following any changes to the SELn inputs. By Texas Instruments
CDC913 's PackagesCDC913 's pdf datasheet
CDC913DW SOIC




CDC913 Pinout, Pinouts
CDC913 pinout,Pin out
This is one package pinout of CDC913,If you need more pinouts please download CDC913's pdf datasheet.

CDC913 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CDC913 Pb-Free CDC913 Cross Reference CDC913 Schematic CDC913 Distributor
CDC913 Application Notes CDC913 RoHS CDC913 Circuits CDC913 footprint