Low Jitter PLL Based Multiplier/Divider With Programmable Delay Lines Down To Sub 10ps

The CDCF5801 provides Clock multiplication from a reference Clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other CLK in the system by feeding the Clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin, while strapping the LEADLAG pin to dc high or low. Further possible applications are: Aligning the rising edge of the output Clock signal to the input Clock rising edge Avoiding PLL instability in applications that require very long PLL feedback lines Isolation of jitter and digital switching noise Limitation of jitter in systems with good ppm frequency stability
The CDCF5801 provides Clock multiplication and division from a reference Clock (REFCLK) signal. The device is optimized to have extremely low jitter impact from input to output. The predivider pins MULT[0:1] and post-divider pins P[0:2] provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 25 MHz to 280 MHz with Clock input references (REFCLK) ranging from 12.5 MHz to 240 MHz. The selection of pins MULT[0:1] and P[1:2] determines the multiplication value of 1, 2, 4, or 8. The CDCF5801 offers several power-down/ high-impedance modes, selectable by pins P0, STOPB and PWRDN. Another unique capability of the CDCF5801 is the high sensitivity and wide common-mode range of the clock-input pin REFCLK by varying the voltage on the VDDREF pin. The Clock signal outputs CLKOUT and CLKOUTB CAN be used independently to generate single-ended Clock signals. The CLKOUT/CLKOUTB outputs CAN also be combined to generate a differential output signal suitable for LVDs LVPECL, or HSTL/SSTL signaling. The CDCF5801 is characterized for operation over free-air temperatures of -40C to 85C.
By Texas Instruments
CDCF5801 's PackagesCDCF5801 's pdf datasheet

CDCF5801 pdf datasheet download

CDCF5801 Pinout, Pinouts
CDCF5801 pinout,Pin out
This is one package pinout of CDCF5801,If you need more pinouts please download CDCF5801's pdf datasheet.

CDCF5801 Application circuits
CDCF5801 circuits
This is one application circuit of CDCF5801,If you need more circuits,please download CDCF5801's pdf datasheet.

Related Electronics Part Number

Related Keywords:

CDCF5801 Pb-Free CDCF5801 Cross Reference CDCF5801 Schematic CDCF5801 Distributor
CDCF5801 Application Notes CDCF5801 RoHS CDCF5801 Circuits CDCF5801 footprint