1-to-10 LVDS Clock Buffer Up To 900MHz With Minimum Skew For Clock Distribution

The CDCLVD110A Clock Driver distributes one pair of differential LVDs Clock inputs (either CLK0 or CLK1) to 10 pairs of differential Clock outputs (Q0-Q9) with minimum skew for Clock Distribution The CDCLVD110A is specifically designed to drive 50- transmission lines.
When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output CAN be individually enabled/disabled (3-stated) according to the first 10 bits loaded into the Shift register Once the Shift register is loaded, the last bit selects either CLK0 or CLK1 as the Clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.
The CDCLVD110A has an improved startup circuit that minimizes enabling time in AC- and DC-coupled systems.
The CDCLVD110A is characterized for operation from -40C to 85C.
By Texas Instruments