1.8V Phase-Lock Loop Clock Driver For DDR2 SDRAM Applications The CDCUA877 is a high-performance, low-jitter, low-skew, zero-delay Buffer that distributes a differential Clock input pair (CK, CK By Texas Instruments

CDCUA877 's Packages CDCUA877 's pdf datasheet CDCUA877ZQLR BGA CDCUA877ZQLT BGA Add Datasheet to Frame-It CDCUA877 pdf datasheet download

• CDCV857, 1:10 DDR Phase-Lock Loop Clock Driver
• CDCVF857, 2.5 V Phase Lock Loop DDR Clock Driver
• CDCV850, 2.5V Phase Lock Loop Differential Clock Driver With 2-Line Serial Interface
• CDCV855, 1:4 DDR PLL Clock Driver
• CDCV857A, 2.5V SSTL-II Phase Lock Loop Clock Driver For Double Data-Rate Synchronous DRAM Applications
• MPC93R51, 3.3V And 2.5V PLL Clock Generator
• NE568, NE568A;SA568A 150MHz Phase-locked Loop
• IDT5T995AT, 2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK? II
• LC72133M, PLL Frequency Systhesizer
• PSN2710A, > PLLs
• 74HCT7046A, 74HC/HCT7046A Phase-locked-loop With Lock Detector
• IDT5T9891, EEPROM Programmable 2.5V Programmable Skew PLL Differential Clock Driver
• SN74LS297, Digital Phase-Locked-Loop Filters

Related Keywords:

CDCUA877 Pb-Free	CDCUA877 Cross Reference	CDCUA877 Schematic	CDCUA877 Distributor
CDCUA877 Application Notes	CDCUA877 RoHS	CDCUA877 Circuits	CDCUA877 footprint