1:4 DDR PLL Clock Driver
The CDCV855 is a high-performance, low-skew, low-jitter zero delay Buffer that distributes a differential Clock input pair (CLK, CLK) to four differential pairs of Clock outputs (Y[0:3], Y[0:3]) and one differential pair of feedback Clock outputs (FBOUT, FBOUT). When PWRDWN is high, the outputs Switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state), and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low-frequency condition and after applying a >20-MHz input signal this detection circuit turns on the PLL again and enables the outputs.
When AVDD is tied to GND, the PLL is turned off and bypassed for test purposes. The CDCV855 is also able to track spread spectrum clocking for reduced EMI
Since the CDCV855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL This stabilization time is required following power up. The CDCV855 is characterized for both commercial and industrial temperature ranges.
By Texas Instruments
|CDCV855 Pb-Free||CDCV855 Cross Reference||CDCV855 Schematic||CDCV855 Distributor|
|CDCV855 Application Notes||CDCV855 RoHS||CDCV855 Circuits||CDCV855 footprint|