1:8 3.3-V Phase Lock Loop Clock Driver
The CDCVF25081 is a high-performance, low-skew, low-jitter, phase-lock loop Clock Driver It uses a PLL to precisely align, in both frequency and phase, the output Clocks to the input Clock signal. The CDCVF25081 operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors in the output drivers that make it ideal for driving point-to-point loads.
Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN. All outputs operate at the same frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a low state. Unlike many products containing PLLs the CDCVF25081 does not require an external RC network. The loop Filter for the PLL is included on-chip, minimizing component count, space, and cost.
Because it is based on a PLL circuitry, the CDCVF25081 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency signal at CLKIN and any following changes to the PLL reference.
The CDCVF25081 is characterized for operation from -40C to 85C.
By Texas Instruments
|CDCVF25081 Pb-Free||CDCVF25081 Cross Reference||CDCVF25081 Schematic||CDCVF25081 Distributor|
|CDCVF25081 Application Notes||CDCVF25081 RoHS||CDCVF25081 Circuits||CDCVF25081 footprint|