3.3-V Phase-Lock Loop Clock Driver With Power Down Mode

The CDCVF2510A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) Clock Driver The CDCVF2510A uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the Clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs The CDCVF2510A operates at a 3.3-V VCC and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of 10 outputs provides 10 low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Outputs are enabled or disabled via the control (G) input. When the G input is high, the outputs Switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. The device automically goes into power-down mode when no input signal (< 1 MHz) is applied to CLK; the outputs go into a low state.
Unlike many products containing PLLs the CDCVF2510A does not require external RC networks. The loop Filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDCVF2510A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, a fixed-phase signal at CLK, or following any changes to the PLL reference or feedback signals. The PLL CAN be bypassed by strapping AVCC to ground to use as a simple Clock Buffer
The CDCVF2510A is characterized for operation from 0C to 85C.
For application information see the application reports High Speed Distribution Design Techniques for CDC509 516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A 2510A PLL With Spread Spectrum Clocking (SSC) (literature number SCAA039).
By Texas Instruments
Part Manufacturer Description Datasheet Samples
CDCVF2510APWRG4 Texas Instruments 3.3-V Phase-Lock Loop Clock Driver with Power Down Mode 24-TSSOP 0 to 85
CDCVF2510APWG4 Texas Instruments 3.3-V Phase-Lock Loop Clock Driver with Power Down Mode 24-TSSOP 0 to 85
CDCVF2510APW Texas Instruments 3.3-V Phase-Lock Loop Clock Driver with Power Down Mode 24-TSSOP 0 to 85
CDCVF2510APWR Texas Instruments 3.3-V Phase-Lock Loop Clock Driver with Power Down Mode 24-TSSOP 0 to 85
CDCVF2510A 's PackagesCDCVF2510A 's pdf datasheet
CDCVF2510APW TSSOP
CDCVF2510APWG4 TSSOP
CDCVF2510APWR TSSOP
CDCVF2510APWRG4 TSSOP

CDCVF2510A pdf datasheet download


CDCVF2510A Pinout, Pinouts
CDCVF2510A pinout,Pin out
This is one package pinout of CDCVF2510A,If you need more pinouts please download CDCVF2510A's pdf datasheet.

CDCVF2510A circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CDCVF2510A Pb-Free CDCVF2510A Cross Reference CDCVF2510A Schematic CDCVF2510A Distributor
CDCVF2510A Application Notes CDCVF2510A RoHS CDCVF2510A Circuits CDCVF2510A footprint