Cmos 64-word X 8-bit Static Ram CorporationThe CDP1826C is a general purpose, fully static, 64-word x
8-bit random-access memory, for use in CDP1800-series or
other Microprocessor systems where minimum component
count and/or price performance and simplicity in use are
desirable.
The CDP1826C has 8 common data input and data-output
terminals with three-state capability for direct connection to a
standard bidirectional data bus. Two chip-select inputs - CS1
and CS2 - are provided to simplify memory-system expan-
sion. An additional select pin, CS/A5, is provided to enable
the CDP1826C to be selected directly from the CDP1800
multiplexed address bus without additional latching or
decoding. In an 1800 system, the CS/A5 pin CAN be tied to
any MA address line from the CDP1800 processor. A TPA
input is provided to latch the high-order bit of this address
line as a chip-select for the CDP1826C. If this CS/A5 input is
latched high, and if CS = 1 and CS2 = 0 at the appropriate
time in the memory cycle, the CDP1826C will be enabled for
writing or reading. In a non-1800 system, the TPA pin CAN be
tied high, and the CS/A5 pin CAN be used as a normal
address input. By Intersil Corporation
|
|
CDP1826C Pb-Free | CDP1826C Cross Reference | CDP1826C Schematic | CDP1826C Distributor |
CDP1826C Application Notes | CDP1826C RoHS | CDP1826C Circuits | CDP1826C footprint |