16mb Lw R-l Hstl High Speed Synchronous Srams (512k X 36 Or 1m X 18) - Sony Corporation

The CXK77P36E160GB (organized as 524,288 words by 36 bits) and the CXK77P18E160GB (organized as 1,048,576 words by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. These synchronous SRAMs integrate input Registers high speed RAM, output Latches and a one-deep write Buffer onto a single monolithic IC. Register - Latch (R-L) read operations and Late Write (LW) write operations are supported, providing a high-performance user Interface Two distinct R-L modes of operation are supported, selectable via the M2 mode pin. When M2 is high, these devices function as conventional 16Mb R-L SRAMs and pin 2B functions as a conventional SA address input. When M2 is low, these devices function as Error-Correcting (EC) 8Mb R-L SRAMs and pin 2B is ignored. When Error-Correcting 8Mb R-L mode is selected, the SRAM is divided into two banks internally - a primary bank and a secondary bank. During write operations, input data is ultimately written to both banks internally (through one stage of write pipelining). During read operations, data is read from both banks internally, and each byte of primary bank data is individually parity-checked. If the parity of a particular byte of primary data is correct (that is, odd), it is driven valid externally. If the parity of a particular byte of primary data is incorrect (that is, even), it is discarded, and the corresponding byte of secondary bank data is driven valid externally. Primary / secondary bank data selection is performed on each data byte independently. Data read from the secondary bank is NOT parity-checked. Data read from the write Buffer is NOT parity-checked. All address and control input signals except ZZ (Sleep Mode) are registered on the rising edge of K (Input Clock). During read operations, output data is driven valid from the falling edge of K, one half Clock cycle after the address is registered. During write operations, input data is registered on the rising edge of K, one full Clock cycle after the address is registered. The output drivers are series terminated, and the output impedance is programmable through an external impedance matching resistor RQ. By connecting RQ between ZQ and VSS, the output impedance of all DQ pins CAN be precisely controlled. Sleep (power down) mode control is provided through the asynchronous ZZ input. 250 MHz operation is obtained from a single 3.3V power supply. JTAG boundary scan Interface is provided using a subset of IEEE standard 1149.1 protocol. By Sony Electronics
CXK77P18E160GB 's PackagesCXK77P18E160GB 's pdf datasheet
CXK77P36E160GB




CXK77P18E160GB Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
CXK77P18E160GB circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CXK77P18E160GB Pb-Free CXK77P18E160GB Cross Reference CXK77P18E160GB Schematic CXK77P18E160GB Distributor
CXK77P18E160GB Application Notes CXK77P18E160GB RoHS CXK77P18E160GB Circuits CXK77P18E160GB footprint
Hot categories