Low-Cost 3.3V Spread Aware™ Zero Delay Buffer

The CY23S09 is a low-cost 3.3V zero delay Buffer designed to distribute high-speed Clocks and is available in a 16-pin SOIC package. The CY23S05 is an eight-pin version of the CY23S09. It accepts one reference input, and drives out five low-skew Clocks The -1H versions of each device operate at up to 100-/133-MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs that lock to an input Clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY23S09 has two banks of four outputs each, which CAN be controlled by the Select inputs as shown in the Select Input Decoding table on page 2. If all output Clocks are not required, Bank B CAN be three-stated. The select inputs also allow the input Clock to be directly applied to the outputs for chip and system testing purposes. The CY23S09 and CY23S05 PLLs enter a power-down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 12.0 A of current draw (for commercial temper- ature devices) and 25.0 A (for industrial temperature devices). The CY23S09 PLL shuts down in one additional case, as shown in the table below. Multiple CY23S09 and CY23S05 devices CAN accept the same input Clock and distribute it. In this case, the skew between the outputs of two devices is guaranteed to be less than 700 ps. By Cypress Semiconductor Corp.