32K/64K X16/18 Synchronous Dual Port Static RAM

The CY7C09289 CY7C09279 and CY7C09389 CY7C09379 are high-speed syn- chronous CMOS 32K, and 64K x 16/18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous [5] access for reads and writes to any location in memory. Reg- isters on control, address, and data lines allow for minimal set- up and hold times. In pipelined output mode, data is registered [1] for decreased cycle time. Clock to data valid t = 6.5 ns CD2 (pipelined). Flow-through mode CAN also be used to bypass the pipelined output Register to eliminate access latency. In flow-through mode data will be available t = 15 ns after the CD1 address is clocked into the device. Pipelined output or flow- through mode is selected via the FT/PIPE pin. By Cypress Semiconductor Corp.
CY7C09289 's PackagesCY7C09289 's pdf datasheet
CY7C09279-6AC TQFP
CY7C09279-7AC TQFP
CY7C09279-9AC TQFP
CY7C09279-12AC TQFP
CY7C09289-6AC TQFP
CY7C09289-7AC TQFP
CY7C09289-9AC TQFP
CY7C09289-9AI TQFP
CY7C09289-12AC TQFP
CY7C09379-6AC TQFP
CY7C09379-7AC TQFP
CY7C09379-9AC TQFP
CY7C09379-12AC TQFP

CY7C09289 Pinout, Pinouts
CY7C09289 pinout,Pin out
This is one package pinout of CY7C09289,If you need more pinouts please download CY7C09289's pdf datasheet.

CY7C09289 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CY7C09289 Pb-Free CY7C09289 Cross Reference CY7C09289 Schematic CY7C09289 Distributor
CY7C09289 Application Notes CY7C09289 RoHS CY7C09289 Circuits CY7C09289 footprint