4-mb (128k X 36) Pipelined Sram With Nobl Architecture Semiconductor

The CY7C1350F is a 3.3V, 128K x 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350F is equipped with the advanced No Bus Latency (NoBL) Logic required to enable consec- utive Read/Write operations with data being transferred on every Clock cycle. This feature dramatically improves the throughput of the SRAM especially in systems that require frequent Write/Read transitions. By Cypress Semiconductor Corp.
CY7C1350F 's PackagesCY7C1350F 's pdf datasheet

CY7C1350F Pinout, Pinouts
CY7C1350F pinout,Pin out
This is one package pinout of CY7C1350F,If you need more pinouts please download CY7C1350F's pdf datasheet.

CY7C1350F circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CY7C1350F Pb-Free CY7C1350F Cross Reference CY7C1350F Schematic CY7C1350F Distributor
CY7C1350F Application Notes CY7C1350F RoHS CY7C1350F Circuits CY7C1350F footprint
Hot categories