9-Mbit (256K X 32) Pipelined Sync SRAM

The CY7C1364C SRAM integrates 256K x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit Counter for internal burst operation. All synchronous inputs are gated by Registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable [2] (CE ), depth-expansion Chip Enables (CE and CE ), Burst 1 2 3 Control inputs (ADSC, ADSP, and ADV), Write Enables (BW , and BWE), and Global Write (GW). Asynchronous [A:D] inputs include the Output Enable (OE) and the ZZ pin. By Cypress Semiconductor Corp.
CY7C1364C 's PackagesCY7C1364C 's pdf datasheet
CY7C1364C-166AXC TQFP
CY7C1364C-166AJXC TQFP
CY7C1364C-166AXI TQFP
CY7C1364C-166AJXI TQFP
CY7C1364C-200AXC TQFP
CY7C1364C-200AJXC TQFP
CY7C1364C-200AXI TQFP
CY7C1364C-200AJXI TQFP
CY7C1364C-250AXC TQFP
CY7C1364C-250AJXC TQFP
CY7C1364C-250AXI TQFP
CY7C1364C-250AJXI TQFP




CY7C1364C Pinout, Pinouts
CY7C1364C pinout,Pin out
This is one package pinout of CY7C1364C,If you need more pinouts please download CY7C1364C's pdf datasheet.

CY7C1364C circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

CY7C1364C Pb-Free CY7C1364C Cross Reference CY7C1364C Schematic CY7C1364C Distributor
CY7C1364C Application Notes CY7C1364C RoHS CY7C1364C Circuits CY7C1364C footprint