4-bit Parallel Access Shift Registers - National Semiconductor

These 4-bit Registers DM54L95 feature parallel and serial inputs, paral- lel output, mode control, and two Clock inputs. The Registers have three modes of operation. Parallel (broadside) load Shift right (the direction QA toward QD) Shift left (the direction QD toward QA) Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated Flip-Flops and appears at the out- puts after the high-to-low transition of the clock-2 input. Dur- ing loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of Clock 1 when the mode control is low; shift left is accom- plished on the high-to-low transition of Clock 2 when the mode control is high by connecting the output of each flip- flop to the parallel input of the previous Flip-Flop (QD to input C, etc.) and serial data is entered at input D. The Clock input may be applied simultaneously to Clock 1 and Clock 2 if both modes CAN be clocked from the same source. Changes at the mode control input should normally be made while both Clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that Register contents are protected. By National Semiconductor Corporation
DM54L95 's PackagesDM54L95 's pdf datasheet

DM54L95 Pinout, Pinouts
DM54L95 pinout,Pin out
This is one package pinout of DM54L95,If you need more pinouts please download DM54L95's pdf datasheet.

DM54L95 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

DM54L95 Pb-Free DM54L95 Cross Reference DM54L95 Schematic DM54L95 Distributor
DM54L95 Application Notes DM54L95 RoHS DM54L95 Circuits DM54L95 footprint
Hot categories