3-STATE Octal BufferThese devices DM81LS95A provide eight, two-input Buffers in each
package. All employ low-power-Schottky TTL technology.
One of the two inputs to each Buffer is used as a control
line to Gate the output into the high-impedance state, while
the other input passes the data through the Buffer The
DM81LS95A and DM81LS97A present true data at the out-
puts, while the DM81LS96A is inverting. On the
DM81LS95A and DM81LS96A versions, all eight 3-STATE
enable lines are common, with access through a 2-input
NOR Gate On the DM81LS97A version, four Buffers are
enabled from one common line, and the other four Buffers
are enabled form another common line. In all cases the
outputs are placed in the 3-STATE condition by applying a
high Logic level to the enable pins. By Fairchild Semiconductor
|
|
DM81LS95A Pb-Free | DM81LS95A Cross Reference | DM81LS95A Schematic | DM81LS95A Distributor |
DM81LS95A Application Notes | DM81LS95A RoHS | DM81LS95A Circuits | DM81LS95A footprint |