+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link-65 MHz

The DS90C363 transmitter converts 21 bits of CMOS/TTL data into three LVDs (Low Voltage Differential Signaling) data streams. A phase-locked transmit Clock is transmitted in parallel with the data streams over a fourth LVDs link. Every cycle of the transmit Clock 21 bits of input data are sampled and transmitted. The DS90CF364 receiver converts the LVDs data streams back into 21 bits of CMOS/TTL data. At a transmit Clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD Timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDs data channel. Using a 65 MHz Clock the data throughputs is 170 Mbytes/sec. The Transmitter is offered with programmable edge data strobes for convenient Interface with a variety of graphics controllers. The Transmitter CAN be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge Transmitter will inter-operate with a Falling edge Receiver DS90CF364 without any translation Logic
This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL Interfaces
By National Semiconductor Corporation