512m Bits Ddr Sdram Memory

The EDD5104AB is a 512M bits Double Data Rate (DDR) SDRAM organized as 33,554,432 words 4 bits 4 banks. The EDD5108AB is a 512M bits DDR SDRAM organized as 16,777,216 words 8 bits 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode resistor, the on-chip Delay Locked Loop (DLL) CAN be set enable or disable. They are packaged in standard 66-pin plastic TSOP (II)10.16mm(400). By Elpida Memory, Inc.
EDD5104ABTA 's PackagesEDD5104ABTA 's pdf datasheet



EDD5104ABTA Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
EDD5104ABTA circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

EDD5104ABTA Pb-Free EDD5104ABTA Cross Reference EDD5104ABTA Schematic EDD5104ABTA Distributor
EDD5104ABTA Application Notes EDD5104ABTA RoHS EDD5104ABTA Circuits EDD5104ABTA footprint
Hot categories