1g Bits Ddr2 Sdram Memory

Double-data-rate architecture; two data transfers per Clock cycle The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver DQS is edge-aligned with data for READs; center- aligned with data for WRITEs Differential Clock inputs (CK and /CK) DLL aligns DQ and DQS transitions with CK transitions Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS Data mask (DM) for write data Posted /CAS by programmable additive latency for better command and data bus efficiency By Elpida Memory, Inc.
EDE1108ABSE 's PackagesEDE1108ABSE 's pdf datasheet

EDE1108ABSE Pinout, Pinouts
EDE1108ABSE pinout,Pin out
This is one package pinout of EDE1108ABSE,If you need more pinouts please download EDE1108ABSE's pdf datasheet.

EDE1108ABSE circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

EDE1108ABSE Pb-Free EDE1108ABSE Cross Reference EDE1108ABSE Schematic EDE1108ABSE Distributor
EDE1108ABSE Application Notes EDE1108ABSE RoHS EDE1108ABSE Circuits EDE1108ABSE footprint
Hot categories