Horizontal Genlock, 4FSC

The EL4584 is a PLL (Phase Lock Loop) sub system, designed for Video applications but also suitable for general purpose use up to 36MHz. In Video applications, this device generates a TTL/CMOS compatible Pixel Clock (CLK OUT) which is a multiple of the TV horizontal scan rate and phase locked to it.
The reference signal is a horizontal sync signal, TTL/CMOS format, which CAN be easily derived from an Analog composite Video signal with the EL4583 Sync Separator. An input signal to coast is provided for applications were periodic disturbances are present in the reference Video Timing such as VTR head switching. The Lock detector output indicates correct lock.
The divider ratio is four ratios for NTSC and four similar ratios for the PAL Video Timing standards, by external selection of three control pins. These four ratios have been selected for common Video applications including 4FSC, 3FSC, 13.5MHz (CCIR 601 format) and square picture elements used in some workstation graphics. To generate 8FSC, 6FSC, 27MHz (CCIR 601 format) etc. use the EL4585 which includes an additional divide-by-two stage.
For applications where these frequencies are inappropriate or for general purpose PLL applications the internal divider CAN be bypassed and an external divider chain used.
By Intersil Corporation
EL4584 's PackagesEL4584 's pdf datasheet

EL4584 Pinout, Pinouts
EL4584 pinout,Pin out
This is one package pinout of EL4584,If you need more pinouts please download EL4584's pdf datasheet.

EL4584 Application circuits
EL4584 circuits
This is one application circuit of EL4584,If you need more circuits,please download EL4584's pdf datasheet.

Related Electronics Part Number

Related Keywords:

EL4584 Pb-Free EL4584 Cross Reference EL4584 Schematic EL4584 Distributor
EL4584 Application Notes EL4584 RoHS EL4584 Circuits EL4584 footprint