2M X 32 Bit Synchronous DRAM (SDRAM)

The EM638325 SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as a quad 512K x 32 DRAM with a synchronous Interface (all signals are registered on the positive edge of the Clock signal, CLK). Each of the 512K x 32 bit banks is organized as 2048 rows by 256 columns by 32 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The EM638325 provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By Etron Technology Inc.
EM638325 's PackagesEM638325 's pdf datasheet

EM638325 Pinout, Pinouts
EM638325 pinout,Pin out
This is one package pinout of EM638325,If you need more pinouts please download EM638325's pdf datasheet.

EM638325 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

EM638325 Pb-Free EM638325 Cross Reference EM638325 Schematic EM638325 Distributor
EM638325 Application Notes EM638325 RoHS EM638325 Circuits EM638325 footprint
Hot categories