FB2031 9-bit Latched/registered/pass-thru Futurebus+ Transceiver

The FB2031 is a 9-bit latched/registered transceiver featuring a latched, registered or pass-thru mode in either the A-to-B or B-to-A direction. The FB2031 is intended to provide the electrical Interface to a high performance wired-OR bus. The TTL-level side (A port) has a common I/O. The common I/O, Open Collector B port operates at BTL signal levels. The Logic element for data flow in each direction is controlled by two mode select inputs (SEL0 and SEL1). A "00" configures Latches in both directions. A "10" configures thru mode in both directions. A "01" configures Register mode in both directions. A "11" configures Register mode in the A-to-B direction and latch mode in the B-to-A direction. When configured in the Buffer mode, the inverse of the input data appears at the output port. In the Register mode, data is stored on the rising edge of the appropriate Clock input (LCAB or LCBA). In the latch mode, Clock pins serve as transparent-Low latch enables. Regardless of the mode, data is inverted from input to output. The 3-State A port is enabled by asserting a High level on OEA. The B port has two output enables, OEB0 and OEB1. Only when OEB0 is High and OEB1 is Low is the output enabled. When either OEB0 is Low or OEB1 is High, the B port is inactive and is pulled to the level of the pullup voltage. New data CAN be entered in the Register and latched modes or CAN be retained while the associated outputs are in 3-State (A port) or inactive (B port). The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V. The B-port Interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1V p-p, between 1V and 2V) and reduced capacitive loading by placing an internal series Diode on the drivers. BTL also provides incident wave switching, a necessity for high performance Backplanes Output clamps are provided on the BTL outputs to further reduce switching noise. The "VOH" clamp reduces inductive ringing effects during a Low-to-High transition. The "VOH" clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL 0.5V VOL level. This clamp remains active for approximately 100ns after a High-to-Low transition. To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch-free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while VCC is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky Diode and also bias the B port output pins to a voltage between 1.62V and 2.1V. This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS V pin should be tied to a VCC pin. The Logic GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package. Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be infrequent and impossible to troubleshoot. As with any high power device, thermal considerations are critical. It is recommended that airflow (300Ifpm) and/or thermal mounting be used to ensure proper junction temperature.
By NXP Semiconductors
Part Manufacturer Description Datasheet Samples
SN74FB2031RC Texas Instruments 9-Bit TTL/BTL Address/Data Transceiver 52-QFP 0 to 70
SN74FB2031RCG3 Texas Instruments 9-Bit TTL/BTL Address/Data Transceiver 52-QFP 0 to 70
SN74FB2031RCR Texas Instruments 9-Bit TTL/BTL Address/Data Transceiver 52-QFP 0 to 70
SN74FB2031RCRG3 Texas Instruments 9-Bit TTL/BTL Address/Data Transceiver 52-QFP 0 to 70
FB2031 's PackagesFB2031 's pdf datasheet

FB2031 Pinout, Pinouts
FB2031 pinout,Pin out
This is one package pinout of FB2031,If you need more pinouts please download FB2031's pdf datasheet.

FB2031 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

FB2031 Pb-Free FB2031 Cross Reference FB2031 Schematic FB2031 Distributor
FB2031 Application Notes FB2031 RoHS FB2031 Circuits FB2031 footprint