16K-Bit Standard 2-Wire Bus Interface Serial EEPROM

The FM24C16U 17U devices are 16,384 bits of CMOS non- volatile electrically erasable memory. These devices conform to all specifications in the Standard IIC 2-wire protocol. They are designed to minimize device pin count and simplify PC board layout requirements. The upper half (upper 8Kbit) of the memory of the FM24C17U CAN be write protected by connecting the WP pin to VCC. This section of memory then becomes unalterable unless WP is switched to VSS. This Communications protocol uses Clock (SCL) and DATA I/O (SDA) lines to synchronously Clock data between the master (for example a microprocessor) and the slave EEPROM device(s). The Standard IIC protocol allows for a maximum of 16K of EEPROM memory which is supported by the Fairchild family in 2K, 4K, 8K, and 16K devices, allowing the user to configure the memory as the application requires with any combination of EEPROMs In order to implement higher EEPROM memory densities on the IIC bus, the Extended IIC protocol must be used. (Refer to the FM24C32 or FM24C65 datasheets for more informa- tion.) Fairchild EEPROMs are designed and tested for applications requir- ing high endurance, high reliability and low power consumption. By Fairchild Semiconductor
FM24C16U 's PackagesFM24C16U 's pdf datasheet

FM24C16U Pinout, Pinouts
FM24C16U pinout,Pin out
This is one package pinout of FM24C16U,If you need more pinouts please download FM24C16U's pdf datasheet.

FM24C16U circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

FM24C16U Pb-Free FM24C16U Cross Reference FM24C16U Schematic FM24C16U Distributor
FM24C16U Application Notes FM24C16U RoHS FM24C16U Circuits FM24C16U footprint
Hot categories