Fabricated in 0.5 micron CMOS technology, the GC2011A chip is a general purpose digital Filter chip with 32 multiply-add Filter cells. The chip operates at rates up to 106 MHz. The input data size is 12 bits and the coefficient data size is 14 bits. The output data size is 8, 10, 12, 14, 16, 20 or 24 bits. The 32 multiply-add cells CAN be arranged as a 32 tap arbitrary phase Filter or a 64 tap linear phase Filter with even or odd symmetry.
Decimation and interpolation modes double or quadruple the number of taps in the Filter
Two input ports allow the 32 Filter cells to be shared between two data paths in order to process two signals or to process complex data. Each path becomes a 16 tap arbitrary phase Filter a 32 tap symmetric Filter a 64 tap decimate by 2 Filter or a 128 tap decimate by 4 Filter
Coefficient double buffering and Clock synchronization Logic permits the user to Switch between coefficient sets without causing any undesirable transients in the Filters operation.
Complex coefficients CAN be handled using an add/subtract cell which combines the two data paths. A complex data by complex coefficient Filter requires two chips, one for the I output and one for the Q output. The number of complex taps varies from 16 to 128 depending upon the symmetry and desired I/O rate.
The input data rate CAN be equal to the Clock rate, half the Clock rate or a quarter of the Clock rate. The effective number of taps doubles for half rate data and quadruples for quarter rate data. The input data rate CAN be extended to 212 MHz if two chips are used. With two chips the Filter size is 32 taps arbitrary phase or 64 taps linear phase. If decimation by two is desired, then only one chip is required and the Filter size is 64 taps.
A single chip CAN be used to convert data between real and complex formats. When converting from real to complex the chip mixes the signal down by FS/4 and lowpass Filters the results. To convert from complex to real the chip interpolates the signal by two, mixes it up by FS/4 and outputs the real part of the result.
The two 12 bit data paths CAN be used to process 24 bit input data by filtering the upper 12 bits in one path and the lower 12 bits in the other. A 12 bit shift and add circuit merges the results into a 24 bit output.
The chip includes a snapshot memory which CAN capture blocks of input or output data. The size of the snapshot CAN be programmed to be two 128 sample by 16 bit snapshots, two 256 sample by 8 bit snapshots, one 256 sample by 16 bit snapshot, or one 512 sample by 8 bit snapshot. These samples CAN be read by an external processor and used for adaptive updates of the Filter coefficients.
The internal data precision is 32 bits, sufficient to preserve the full multiplier products and to prevent overflow in the Filters adder tree. The 32 bit results are passed through a gain circuit before they are rounded to 8, 10, 12, 14, or 16 bits. The gain circuit CAN adjust the signals amplitude over a 96 dB range in 0.5 dB steps.
On chip diagnostic circuits are provided to simplify system debug and maintenance.
The chip receives configuration and control information over a Microprocessor compatible bus consisting of a 16 bit data I/O port, a 9 bit address port, a read/write bit, and a control select strobe. The control Registers coefficient Registers and snapshot memory are memory mapped into the 512 word address space of the control port.
By Texas Instruments
|GC2011A-PQ||Texas Instruments||Digital Filter 160-QFP|
|GC2011A-PB||Texas Instruments||Digital Filter 160-BGA -40 to 85|
|GC2011A Pb-Free||GC2011A Cross Reference||GC2011A Schematic||GC2011A Distributor|
|GC2011A Application Notes||GC2011A RoHS||GC2011A Circuits||GC2011A footprint|